Top 2 Engrxiv Papers Today
This work proposes a periodic bus holding control method where the bus holding times of all running trips are computed simultaneously within each optimization time period; thus, increasing the coordination among running buses to avoid bus bunching. We consider the adverse effects of the bus holding control on the in-vehicle travel times of on-board passengers and formulate holistic bus holding decisions by modeling the bus holding problem as a discrete, nonlinear, constrained optimization problem. Given the computational complexity of the bus holding problem, an alternating minimization approach is introduced for computing the optimal holding times at each optimization instance. The performance of the periodic control method is evaluated against the performance of event-based control methods using 5-month automated vehicle location and automated passenger count data from bus line 1 in Stockholm demonstrating an improvement potential of 5% for the in-vehicle travel times and 11% for the service regularity.
"Bus holding control of running buses in time windows" - https://t.co/bXXTjNUAJw #engineering
Total Words: 0
Unqiue Words: 0
Srinivasa Shashank Nuthakki
Existing techniques to ensure functional correctness and hardware trust during pre-silicon verification face severe limitations. In this work, we systematically leverage two key ideas: 1) Symbolic QED, a recent bug detection and localization technique using Bounded Model Checking (BMC); and 2)Symbolic starting states, to present a method that: i) Effectively detects both “difficult” logic bugs and Hardware Trojans, even with long activation sequences where traditional BMC techniques fail; and ii) Does not need skilled manual guidance for writing testbenches, writing design-specific assertions, or debugging spurious counter-examples. Using open-source RISC-V cores, we demonstrate the following: 1. Quick (≤5 minutes for an in-order scalar core and ≤2.5 hours for an out-of-order superscalar core) detection of 100% of hundreds of logic bug and hardware Trojan scenarios from commercial chips and research literature, and 97.9% of “extremal” bugs (randomly-generated bugs requiring ~100,000 activation instructions taken from random test...
"Boosting the Bounds of Symbolic QED for Effective Pre-Silicon Verification of Processor Cores" - https://t.co/5SUO5yJiYF #engineering
: [3, 12, 14, 3, 4, 4, 4, 2, 248, 112810248192, 5, 30, 4, 4, 100, 4, 4, 16, 3, 3]
Total Words: 13852
Unqiue Words: 3725
Assert is a website where the best academic papers on
arXiv (computer science, math, physics),
EarthArXiv (earth science),
SocArXiv (social science),
SportRxiv (sport research)
bubble to the top each day.
Papers are scored (in real-time) based on how verifiable they are (as determined by their Github repos) and how interesting they are (based on Twitter).
To see top papers, follow us on twitter @assertpub_ (arXiv), @assert_pub (bioRxiv), and @assertpub_dev (everything else).
To see beautiful figures extracted from papers, follow us on Instagram.
Tracking 174,809 papers.
Sort results based on if they are interesting or reproducible.
Tracking 174,809 papers.